

WHAT IS CLAIMED IS:

sd 1. A context controller for managing multitasking in a
2 processor, comprising:

3 a time slice instruction counter that counts a number of
4 instructions executed with respect to a given background task; and

5 a background task controller that cyclicly activates a context
6 corresponding to another background task when said number equals a
7 dynamically-programmable time slice value.

2 2. The context controller as recited in Claim 1 wherein said
3 time slice instruction counter initially contains said dynamically-
4 programmable time slice value as a time slice for said given
5 background task begins, said time slice instruction counter
6 decrementing as said instructions with respect to said given
7 background task are executed.

2 3. The context controller as recited in Claim 1 wherein said
3 context controller places said processor in an idle state when all
4 of said background tasks are inactive.

2 4. The context controller as recited in Claim 1 wherein said
3 background task controller is adapted to activate a context

3 corresponding to a particular background task by vectoring to a
4 software-selectable memory location.

5 5. The context controller as recited in Claim 1 further
6 comprising a foreground task controller that activates contexts
7 corresponding to foreground tasks based on priority and in response
8 to events, said background task controller cyclicly activating
9 contexts corresponding to said background tasks subject to
10 activation of said contexts corresponding to said foreground tasks.

11 6. The context controller as recited in Claim 1 wherein said
12 dynamically-programmable time slice value is contained in a
13 register of said processor.

14 7. The context controller as recited in Claim 1 wherein
15 application tasks executing on said processor can program said
16 dynamically-programmable time slice value.

8. A method of managing multitasking in a processor,
comprising the steps of:
counting a number of instructions executed with respect to a
given background task; and
cyclicly activating a context corresponding to another
background task when said number equals a dynamically-programmable
time slice value.

9. The method as recited in Claim 8 wherein said step of
counting comprises the steps of:
initializing a time slice instruction counter with said
dynamically-programmable time slice value as a time slice for said
given background task begins; and
decrementing said time slice instruction counter as said
instructions with respect to said given background task are
executed.

10. The method as recited in Claim 8 further comprising the
step of placing said processor in an idle state when all of said
background tasks are inactive.

11. The method as recited in Claim 8 wherein said step of
cyclically activating comprises the step of vectoring to a
software-selectable memory location.

12. The method as recited in Claim 8 further comprising the
2 step of activating contexts corresponding to foreground tasks based
3 on priority and in response to events, said step of cyclically
4 activating comprising the step of cyclicly activating contexts
5 corresponding to said background tasks subject to activation of
6 said contexts corresponding to said foreground tasks.

13. The method as recited in Claim 8 further comprising the
2 step of storing said dynamically-programmable time slice value in
3 a register of said processor.

14. The method as recited in Claim 8 further comprising the
2 step of programing said dynamically-programmable time slice value
3 with application tasks executing on said processor.

sdg
15. A processor, comprising:
an instruction decoder that decodes instructions received into
said processor and corresponding to a plurality of tasks;
a plurality of register sets, corresponding to said plurality
of tasks, that contain operands to be manipulated;
an execution core, coupled to said instruction decoder and
said plurality of register sets, that executes instructions
corresponding to an active one of said plurality of tasks to
manipulate ones of said operands; and
a context controller, coupled to said instruction decoder and
said execution core, that manages multitasking with respect to said
plurality of tasks, including:
a time slice instruction counter that counts a number of
instructions executed with respect to a given background task,
and
a background task controller that cyclicly activates a
context corresponding to another background task when said
number equals a dynamically-programmable time slice value.

16. The processor as recited in Claim 15 wherein said time
2 slice instruction counter initially contains said dynamically-
3 programmable time slice value as a time slice for said given
4 background task begins, said time slice instruction counter
5 decrementing as said instructions with respect to said given
6 background task are executed.

17. The processor as recited in Claim 15 wherein said context
2 controller places said processor in an idle state when all of said
3 background tasks are inactive.

18. The processor as recited in Claim 15 wherein said
2 background task controller is adapted to activate a context
3 corresponding to a particular background task by vectoring to a
4 software-selectable memory location.

19. The processor as recited in Claim 15 wherein said context
2 controller further includes a foreground task controller that
3 activates contexts corresponding to foreground tasks based on
4 priority and in response to events, said background task controller
5 cyclicly activating contexts corresponding to said background tasks
6 subject to activation of said contexts corresponding to said
7 foreground tasks.

